Is a bad practice make variations on power's tracks width in pcb? The Next CEO of Stack OverflowBypass capacitors needed in low-frequency digital logic systems?VCC trace routing on a two-layer board with TQFP chipPCB and trace design for high-speed TTLReturn current in 8 Layer stackupRouting a buck/boost DC/DC converterProper GND pours for two-layer PCBs?Restrict area trouble in EagleDetails on PCB layout for microcontrollerPCB layout: am I doing local power nets correctly?Choosing the right stackup for 6 or 8 layers

Does the Idaho Potato Commission associate potato skins with healthy eating?

Raspberry pi 3 B with Ubuntu 18.04 server arm64: what pi version

Integrating a list of values

What is Decreasing Arithmetic progression?

Salesforce opportunity stages

Can a PhD from a non-TU9 German university become a professor in a TU9 university?

Percent Dissociated from Titration Curve

Compensation for working overtime on Saturdays

Avoiding the "not like other girls" trope?

Why do we say “un seul M” and not “une seule M” even though M is a “consonne”?

Is the offspring between a demon and a celestial possible? If so what is it called and is it in a book somewhere?

How does a dynamic QR code work?

Read/write a pipe-delimited file line by line with some simple text manipulation

Calculating discount not working

"Eavesdropping" vs "Listen in on"

How to pronounce fünf in 45

How exploitable/balanced is this homebrew spell: Spell Permenancy?

Is it a bad idea to plug the other end of ESD strap to wall ground?

Why was Sir Cadogan fired?

How should I connect my cat5 cable to connectors having an orange-green line?

Is a bad practice make variations on power's tracks width in pcb?

Are British MPs missing the point, with these 'Indicative Votes'?

Physiological effects of huge anime eyes

Can I cast Thunderwave and be at the center of its bottom face, but not be affected by it?



Is a bad practice make variations on power's tracks width in pcb?



The Next CEO of Stack OverflowBypass capacitors needed in low-frequency digital logic systems?VCC trace routing on a two-layer board with TQFP chipPCB and trace design for high-speed TTLReturn current in 8 Layer stackupRouting a buck/boost DC/DC converterProper GND pours for two-layer PCBs?Restrict area trouble in EagleDetails on PCB layout for microcontrollerPCB layout: am I doing local power nets correctly?Choosing the right stackup for 6 or 8 layers










2












$begingroup$


Its is about a circuit to source power and communicate with a car's key. I don't know exactly the current necessary, but I know that it is low, a few mA. The voltages are 5.5V and 3.3V.
The frequency of the signals are not high , a few units of KHz, something near 10kHz.



I would like to know if variation on tracks's width like the signalized in red on the figure below are very problematic. The signalized on the figure are GND, and VCC.



enter image description here










share|improve this question









$endgroup$
















    2












    $begingroup$


    Its is about a circuit to source power and communicate with a car's key. I don't know exactly the current necessary, but I know that it is low, a few mA. The voltages are 5.5V and 3.3V.
    The frequency of the signals are not high , a few units of KHz, something near 10kHz.



    I would like to know if variation on tracks's width like the signalized in red on the figure below are very problematic. The signalized on the figure are GND, and VCC.



    enter image description here










    share|improve this question









    $endgroup$














      2












      2








      2


      1



      $begingroup$


      Its is about a circuit to source power and communicate with a car's key. I don't know exactly the current necessary, but I know that it is low, a few mA. The voltages are 5.5V and 3.3V.
      The frequency of the signals are not high , a few units of KHz, something near 10kHz.



      I would like to know if variation on tracks's width like the signalized in red on the figure below are very problematic. The signalized on the figure are GND, and VCC.



      enter image description here










      share|improve this question









      $endgroup$




      Its is about a circuit to source power and communicate with a car's key. I don't know exactly the current necessary, but I know that it is low, a few mA. The voltages are 5.5V and 3.3V.
      The frequency of the signals are not high , a few units of KHz, something near 10kHz.



      I would like to know if variation on tracks's width like the signalized in red on the figure below are very problematic. The signalized on the figure are GND, and VCC.



      enter image description here







      pcb-design






      share|improve this question













      share|improve this question











      share|improve this question




      share|improve this question










      asked 3 hours ago









      DanielDaniel

      18010




      18010




















          2 Answers
          2






          active

          oldest

          votes


















          3












          $begingroup$


          I would like to know if variation on tracks's width like the signalized in red on the figure below are very problematic.




          At 10 kHz (or probably even 10 MHz), the indicated trace width variations are not significant.



          It's pretty common to have this kind of feature in a design. Particularly when high currents are involved you might want the trace as wide as possible to minimize voltage drop, but need to narrow it down in certain areas to fit other traces or components. In a DC or low-frequency AC power track this will cause no problem as long as the narrow section is short (you could calculate the actual resistance effect and be sure it doesn't exceed your requirements).






          share|improve this answer









          $endgroup$




















            0












            $begingroup$

            I think the significance of trace length and geometry matters for higher frequencies where intereference from reflections can be critical. I think sub < 1 MHz designs shoud be still okay.






            share|improve this answer









            $endgroup$












            • $begingroup$
              This is a fair answer but is there anything to provide any proof? i.e. standard specifications that talk about track widths?
              $endgroup$
              – KingDuken
              2 hours ago










            • $begingroup$
              I think the OP is worried about cross-talk which happens at almost all frequencies. However, my knowledege comes from reading High Speed Design guidelines and iterating through multiple designs.
              $endgroup$
              – ammar.cma
              2 hours ago











            Your Answer





            StackExchange.ifUsing("editor", function ()
            return StackExchange.using("mathjaxEditing", function ()
            StackExchange.MarkdownEditor.creationCallbacks.add(function (editor, postfix)
            StackExchange.mathjaxEditing.prepareWmdForMathJax(editor, postfix, [["\$", "\$"]]);
            );
            );
            , "mathjax-editing");

            StackExchange.ifUsing("editor", function ()
            return StackExchange.using("schematics", function ()
            StackExchange.schematics.init();
            );
            , "cicuitlab");

            StackExchange.ready(function()
            var channelOptions =
            tags: "".split(" "),
            id: "135"
            ;
            initTagRenderer("".split(" "), "".split(" "), channelOptions);

            StackExchange.using("externalEditor", function()
            // Have to fire editor after snippets, if snippets enabled
            if (StackExchange.settings.snippets.snippetsEnabled)
            StackExchange.using("snippets", function()
            createEditor();
            );

            else
            createEditor();

            );

            function createEditor()
            StackExchange.prepareEditor(
            heartbeatType: 'answer',
            autoActivateHeartbeat: false,
            convertImagesToLinks: false,
            noModals: true,
            showLowRepImageUploadWarning: true,
            reputationToPostImages: null,
            bindNavPrevention: true,
            postfix: "",
            imageUploader:
            brandingHtml: "Powered by u003ca class="icon-imgur-white" href="https://imgur.com/"u003eu003c/au003e",
            contentPolicyHtml: "User contributions licensed under u003ca href="https://creativecommons.org/licenses/by-sa/3.0/"u003ecc by-sa 3.0 with attribution requiredu003c/au003e u003ca href="https://stackoverflow.com/legal/content-policy"u003e(content policy)u003c/au003e",
            allowUrls: true
            ,
            onDemand: true,
            discardSelector: ".discard-answer"
            ,immediatelyShowMarkdownHelp:true
            );



            );













            draft saved

            draft discarded


















            StackExchange.ready(
            function ()
            StackExchange.openid.initPostLogin('.new-post-login', 'https%3a%2f%2felectronics.stackexchange.com%2fquestions%2f430164%2fis-a-bad-practice-make-variations-on-powers-tracks-width-in-pcb%23new-answer', 'question_page');

            );

            Post as a guest















            Required, but never shown

























            2 Answers
            2






            active

            oldest

            votes








            2 Answers
            2






            active

            oldest

            votes









            active

            oldest

            votes






            active

            oldest

            votes









            3












            $begingroup$


            I would like to know if variation on tracks's width like the signalized in red on the figure below are very problematic.




            At 10 kHz (or probably even 10 MHz), the indicated trace width variations are not significant.



            It's pretty common to have this kind of feature in a design. Particularly when high currents are involved you might want the trace as wide as possible to minimize voltage drop, but need to narrow it down in certain areas to fit other traces or components. In a DC or low-frequency AC power track this will cause no problem as long as the narrow section is short (you could calculate the actual resistance effect and be sure it doesn't exceed your requirements).






            share|improve this answer









            $endgroup$

















              3












              $begingroup$


              I would like to know if variation on tracks's width like the signalized in red on the figure below are very problematic.




              At 10 kHz (or probably even 10 MHz), the indicated trace width variations are not significant.



              It's pretty common to have this kind of feature in a design. Particularly when high currents are involved you might want the trace as wide as possible to minimize voltage drop, but need to narrow it down in certain areas to fit other traces or components. In a DC or low-frequency AC power track this will cause no problem as long as the narrow section is short (you could calculate the actual resistance effect and be sure it doesn't exceed your requirements).






              share|improve this answer









              $endgroup$















                3












                3








                3





                $begingroup$


                I would like to know if variation on tracks's width like the signalized in red on the figure below are very problematic.




                At 10 kHz (or probably even 10 MHz), the indicated trace width variations are not significant.



                It's pretty common to have this kind of feature in a design. Particularly when high currents are involved you might want the trace as wide as possible to minimize voltage drop, but need to narrow it down in certain areas to fit other traces or components. In a DC or low-frequency AC power track this will cause no problem as long as the narrow section is short (you could calculate the actual resistance effect and be sure it doesn't exceed your requirements).






                share|improve this answer









                $endgroup$




                I would like to know if variation on tracks's width like the signalized in red on the figure below are very problematic.




                At 10 kHz (or probably even 10 MHz), the indicated trace width variations are not significant.



                It's pretty common to have this kind of feature in a design. Particularly when high currents are involved you might want the trace as wide as possible to minimize voltage drop, but need to narrow it down in certain areas to fit other traces or components. In a DC or low-frequency AC power track this will cause no problem as long as the narrow section is short (you could calculate the actual resistance effect and be sure it doesn't exceed your requirements).







                share|improve this answer












                share|improve this answer



                share|improve this answer










                answered 2 hours ago









                The PhotonThe Photon

                86.8k398201




                86.8k398201























                    0












                    $begingroup$

                    I think the significance of trace length and geometry matters for higher frequencies where intereference from reflections can be critical. I think sub < 1 MHz designs shoud be still okay.






                    share|improve this answer









                    $endgroup$












                    • $begingroup$
                      This is a fair answer but is there anything to provide any proof? i.e. standard specifications that talk about track widths?
                      $endgroup$
                      – KingDuken
                      2 hours ago










                    • $begingroup$
                      I think the OP is worried about cross-talk which happens at almost all frequencies. However, my knowledege comes from reading High Speed Design guidelines and iterating through multiple designs.
                      $endgroup$
                      – ammar.cma
                      2 hours ago















                    0












                    $begingroup$

                    I think the significance of trace length and geometry matters for higher frequencies where intereference from reflections can be critical. I think sub < 1 MHz designs shoud be still okay.






                    share|improve this answer









                    $endgroup$












                    • $begingroup$
                      This is a fair answer but is there anything to provide any proof? i.e. standard specifications that talk about track widths?
                      $endgroup$
                      – KingDuken
                      2 hours ago










                    • $begingroup$
                      I think the OP is worried about cross-talk which happens at almost all frequencies. However, my knowledege comes from reading High Speed Design guidelines and iterating through multiple designs.
                      $endgroup$
                      – ammar.cma
                      2 hours ago













                    0












                    0








                    0





                    $begingroup$

                    I think the significance of trace length and geometry matters for higher frequencies where intereference from reflections can be critical. I think sub < 1 MHz designs shoud be still okay.






                    share|improve this answer









                    $endgroup$



                    I think the significance of trace length and geometry matters for higher frequencies where intereference from reflections can be critical. I think sub < 1 MHz designs shoud be still okay.







                    share|improve this answer












                    share|improve this answer



                    share|improve this answer










                    answered 2 hours ago









                    ammar.cmaammar.cma

                    497312




                    497312











                    • $begingroup$
                      This is a fair answer but is there anything to provide any proof? i.e. standard specifications that talk about track widths?
                      $endgroup$
                      – KingDuken
                      2 hours ago










                    • $begingroup$
                      I think the OP is worried about cross-talk which happens at almost all frequencies. However, my knowledege comes from reading High Speed Design guidelines and iterating through multiple designs.
                      $endgroup$
                      – ammar.cma
                      2 hours ago
















                    • $begingroup$
                      This is a fair answer but is there anything to provide any proof? i.e. standard specifications that talk about track widths?
                      $endgroup$
                      – KingDuken
                      2 hours ago










                    • $begingroup$
                      I think the OP is worried about cross-talk which happens at almost all frequencies. However, my knowledege comes from reading High Speed Design guidelines and iterating through multiple designs.
                      $endgroup$
                      – ammar.cma
                      2 hours ago















                    $begingroup$
                    This is a fair answer but is there anything to provide any proof? i.e. standard specifications that talk about track widths?
                    $endgroup$
                    – KingDuken
                    2 hours ago




                    $begingroup$
                    This is a fair answer but is there anything to provide any proof? i.e. standard specifications that talk about track widths?
                    $endgroup$
                    – KingDuken
                    2 hours ago












                    $begingroup$
                    I think the OP is worried about cross-talk which happens at almost all frequencies. However, my knowledege comes from reading High Speed Design guidelines and iterating through multiple designs.
                    $endgroup$
                    – ammar.cma
                    2 hours ago




                    $begingroup$
                    I think the OP is worried about cross-talk which happens at almost all frequencies. However, my knowledege comes from reading High Speed Design guidelines and iterating through multiple designs.
                    $endgroup$
                    – ammar.cma
                    2 hours ago

















                    draft saved

                    draft discarded
















































                    Thanks for contributing an answer to Electrical Engineering Stack Exchange!


                    • Please be sure to answer the question. Provide details and share your research!

                    But avoid


                    • Asking for help, clarification, or responding to other answers.

                    • Making statements based on opinion; back them up with references or personal experience.

                    Use MathJax to format equations. MathJax reference.


                    To learn more, see our tips on writing great answers.




                    draft saved


                    draft discarded














                    StackExchange.ready(
                    function ()
                    StackExchange.openid.initPostLogin('.new-post-login', 'https%3a%2f%2felectronics.stackexchange.com%2fquestions%2f430164%2fis-a-bad-practice-make-variations-on-powers-tracks-width-in-pcb%23new-answer', 'question_page');

                    );

                    Post as a guest















                    Required, but never shown





















































                    Required, but never shown














                    Required, but never shown












                    Required, but never shown







                    Required, but never shown

































                    Required, but never shown














                    Required, but never shown












                    Required, but never shown







                    Required, but never shown







                    Popular posts from this blog

                    名間水力發電廠 目录 沿革 設施 鄰近設施 註釋 外部連結 导航菜单23°50′10″N 120°42′41″E / 23.83611°N 120.71139°E / 23.83611; 120.7113923°50′10″N 120°42′41″E / 23.83611°N 120.71139°E / 23.83611; 120.71139計畫概要原始内容臺灣第一座BOT 模式開發的水力發電廠-名間水力電廠名間水力發電廠 水利署首件BOT案原始内容《小檔案》名間電廠 首座BOT水力發電廠原始内容名間電廠BOT - 經濟部水利署中區水資源局

                    格濟夫卡 參考資料 导航菜单51°3′40″N 34°2′21″E / 51.06111°N 34.03917°E / 51.06111; 34.03917ГезівкаПогода в селі 编辑或修订